

PHASE-LOCKED LOOP CIRCUIT AND DELAY-LOCKED LOOP CIRCUIT

## BACKGROUND OF THE INVENTION

## 5           1.   Field of the Invention

          The present invention relates to a phase-locked  
loop circuit and a delay-locked loop circuit, for  
example, relates to a phase-locked loop circuit and a  
delay-locked loop circuit in a digital television set for  
10   generating dot clocks.

## 2.   Description of the Related Art

          For displaying a video signal on a display of a  
personal computer or for displaying OSD (on screen  
display) text on a television monitor, use is made of dot  
15   clocks obtained by multiplication by a PLL (phase-locked  
loop) circuit using the horizontal synchronization signal  
HSYNC as a reference clock signal. If the jitter of the  
PLL circuit is large, flicker or waving will appear on  
the screen and will end up being caught visually, so a  
20   PLL circuit having low jitter is considered necessary for  
a dot clock generating circuit.

          A change of voltage conditions slower than the  
reference clock signal or the natural frequency of a PLL  
circuit is corrected by the feedback loop of the PLL  
25   circuit itself. However, digital noise generated in

shorter periods than that of the reference clock signal can be considered as random components in each cycle of the reference clock signal and cannot be corrected sufficiently by the feedback loop, thus causing jitter  
5 after the PLL is locked.

For random jitter occurring after the PLL is locked and seldom lasting long, rather than causing a change of the frequency mainly by frequency pull-in through charging or discharging a capacitor of a loop  
10 filter, it is effective to correct the phase of jitter portion in each cycle mainly by phase pull-in performed in each cycle of the reference clock signal. However, since the change of the voltage of the pulse signal input to a VCO circuit cannot be made too large during phase  
15 pull-in, it is difficult to design the circuit to correct exactly 100% of the jitter by the phase pull-in alone. Therefore, it is thought optimal to use the method of digitally correcting the phase of jitter when generating dot clocks together with phase correction by phase pull-  
20 in of a PLL circuit. For example, the phase of the jitter is corrected by selecting the clock rising earliest from a trailing edge (the left end of the screen) of the horizontal synchronization signal HSYNC from a plurality of clocks different in phase and using this clock to  
25 generate dot clocks.

0055071-001001

When correcting the phase mainly by phase pull-in, a lag-lead filter is suitable for the loop filter in a PLL circuit or a DLL (delay-locked loop). A lag-lead filter is for example a filter comprised of a series circuit of a resistor and capacitor and has a phase property of a phase delayed at a low band being restored at a high band.

When using a lag-lead filter as a loop filter, a control voltage is generated having a combined waveform of a rectangular waveform corresponding to pulse signals output by a phase comparator (up signal and down signal) and a flat waveform along a time axis generated by the charging and discharging of a capacitor by a charge pump circuit. In the rectangular waveform, phase pull-in is mainly performed, while in the flat waveform along the time axis, frequency pull-in together with indirect phase pull-in is performed. Due to this, a larger phase pull-in can be obtained compared with the case of using a lag filter in which the waveform is blunted at the high band, so the output current of the charge pump can be designed to be small and the change of a control voltage due to charging and discharging of the capacitor of a loop filter becomes small. As a result, the change of the control voltage after phase pull-in due to a control voltage having a rectangular waveform can be made

smaller, and the jitter of frequency can be made smaller.

In addition, by comparing phases at the rising edge (the right end of a screen) of a horizontal synchronization signal HSYNC, since the charge pump circuit is operating in the blanking period, the large change of the clock phase that occurs when using a lag-lead filter does not affect the display on the screen. Furthermore, after the operation of the charge pump circuit is finished and the control voltage becomes sufficiently stable, by digitally correcting the phase of the jitter and generating dot clocks at a trailing edge (the left end of a screen) of the horizontal synchronization signal HSYNC, a picture having little flicker and waving can be obtained.

However, when a low-pass filter is provided after the lag-lead filter to reduce the influence of noise or when a capacitor is provided to stabilize the control voltage between an output of a bias circuit and a ground line or a power line, the rectangular waveform of the control voltage of a voltage controlled oscillator or a voltage controlled delay circuit ends up being blunted. Due to this, the change of the control voltage does not end even after the trailing edge (the left end of the screen) of the horizontal synchronization signal HSYNC, so the phase ends up changing. Therefore, there is a

0055071-091901

disadvantage that the effect of digital phase correction ends up declining at the trailing edge of the horizontal synchronization signal HSYNC, and the merit of using a lag-lead filter is lost.

Below, a detailed explanation will be made of the above problem in a PLL circuit of the prior art using a lag-lead filter.

FIG. 11 is a view of the configuration of a first mode of a PLL circuit of the prior art using a lag-lead filter.

The PLL circuit shown in FIG. 11 includes a phase comparator 101, a charge pump circuit 102, a lag-lead filter 103, a low-pass filter 104, a voltage-controlled oscillator 105, and a frequency divider 106.

The phase comparator 101 compares phases of a reference signal  $\phi_{REF}$  and an output signal NOUT of the frequency divider 106 and outputs an up signal /UP or a down signal DOWN corresponding to the result of comparison.

The charge pump circuit 102 receives the up signal /UP or down signal DOWN from the phase comparator 101 and outputs a charging and discharging current ICP to the lag-lead filter 3.

The lag-lead filter 103, for example, is comprised of a resistor RF1 and a capacitor CF1 connected

09955071-091901

in series between the output of the charge pump circuit 102 and the ground line. It receives the charging and discharging current ICP and outputs the generated voltage FIL of the series circuit to the low-pass filter 104.

5           The low-pass filter 104, for example, is comprised of a resistor RLP and a capacitor CLP connected in series between the output of the charge pump circuit 102 and the ground line. It receives the voltage FIL of the lag-lead filter 103 and outputs a voltage LPO of the capacitor CLP corresponding to the voltage FIL to the  
10           voltage-controlled oscillator 105.

          The voltage-controlled oscillator 105 receives the output voltage LPO of the low-pass filter 104 and outputs a signal  $\phi$ VCO having a frequency corresponding to  
15           it.

          The frequency divider 106 divides the output signal  $\phi$ VCO of the voltage-controlled oscillator 105 by a certain division ratio and outputs a signal NOUT to the phase comparator 101.

20           If the reference clock signal  $\phi$ REF is of a low frequency of for example the horizontal synchronization signal HSYNC of 12 kHz to 106 kHz or so, it becomes difficult to include the capacitor CF1 of the lag-lead filter 103 in a semiconductor chip, so it is preferable  
25           to make it an external part.

0955371-591504

03955071.001901  
106160.17055660

The grounding point of the voltage-controlled oscillator 105 included in a semiconductor chip and the grounding point of the external capacitor CF1 of the lag-lead filter 103 are different, so if the voltage FIL of the lag-lead filter 103 is directly used as a control voltage of the voltage-controlled oscillator 105, the potential difference of the two grounding points becomes noise superposed onto the control voltage when viewed from the voltage-controlled oscillator 105, whereby the jitter of the PLL circuit ends up being increased. Because of this, preferably a low-pass filter 104 built in the semiconductor chip is provided between the lag-lead filter 103 and the voltage-controlled oscillator 105. Since the grounding point of the capacitor CLP and the grounding point of the voltage-controlled oscillator 105 are from the same place, the aforesaid noise due to the potential difference of the two grounding points is reduced.

In the noise of the control voltage due to the potential difference between the grounding point of the external capacitor CF1 and the grounding point of the voltage-controlled oscillator 105, the noise voltage  $\Delta V_{NOISE\_LP}$  output from the low-pass filter 104 is expressed as follows from the amplitude  $\Delta V_{NOISE}$  of the noise in the input of the low-pass filter 104, the time

width  $\tau_{\text{NOISE}}$  of the noise, the frequency  $f_{\text{NOISE}}$  of the noise, the shielding frequency  $f_{\text{LP1}}$  of the low-pass filter 104, and the time constant  $\tau_{\text{LP1}}$ :

$$\Delta V_{\text{NOISE\_LP}} = \Delta V_{\text{NOISE}} / (f_{\text{NOISE}} / f_{\text{LP1}})$$

5  $= \Delta V_{\text{NOISE}} \times (\tau_{\text{NOISE}} / \tau_{\text{LP1}}) \dots (1)$

For example, if the noise voltage  $\Delta V_{\text{NOISE}}$  is 10 mV, the time constant  $\tau_{\text{NOISE}}$  is 2.8 nsec, and the time constant  $\tau_{\text{LP1}}$  is 280 nsec, the noise voltage  $\Delta V_{\text{NOISE\_LP}}$  is about 100  $\mu\text{V}$ .

10

FIGS. 12A to 12F give waveform diagrams for explaining the operation of the first mode of the PLL circuit of the prior art.

Waveform diagram of FIG. 12A shows the waveform of the reference clock signal  $\phi_{\text{REF}}$ .

15

Waveform diagram of FIG. 12B shows the waveform of the output signal  $N_{\text{OUT}}$  of the frequency divider 106.

Waveform diagram of FIG. 12C shows the waveform of the signal  $/\text{UP}$  of the phase comparator 101.

Waveform diagram of FIG. 12D shows the waveform of the signal  $\text{DOWN}$  of the phase comparator 101.

20

Waveform diagram of FIG. 12E shows the waveform of the output voltage  $\text{FIL}$  of the lag-lead filter 103.

Waveform diagram of FIG. 12F shows the waveform of the output voltage  $\text{LPO}$  of the low-pass filter 104.

25



The phase comparator 101 compares the timing of the rising edge of the reference clock signal  $\phi_{REF}$  and the trailing edge of the output signal NOUT of the frequency divider 106. If the trailing edge of the signal NOUT is late relative to the rising edge of the reference clock signal  $\phi_{REF}$ , a low level pulse signal, that is, the up signal /UP, is output. If the trailing edge of the signal NOUT is earlier, a high level pulse signal, that is, the down signal DOWN, is output.

The up signal /UP, for example, is input to the gate of a p-channel MOS transistor on the not shown power source line side of the charge pump circuit 102. By inputting a low level pulse signal to the up signal /UP, the p-channel MOS transistor is turned on, and the charging current ICP is supplied to the lag-lead filter 103.

In addition, the down signal DOWN, for example, is input to the gate of a n-channel MOS transistor on a not shown ground line side of the charge pump circuit 102. By inputting a high level pulse signal to the down signal DOWN, the n-channel MOS transistor is turned on, and the discharging current ICP is supplied to the lag-lead filter 103.

Due to the charging and discharging current ICP output from the charge pump circuit 102, the output

voltage FIL of the lag-lead filter 103 and the output signal LPO of the low-pass filter 104 change. Due to this, the oscillation frequency of the voltage-controlled oscillator 105 increases or decreases.

5           In the period  $\Delta t$  when the up signal /UP or the down signal DOWN is generated, the output current ICP from the charge pump circuit 102 passes through the resistor RF1 of the lag-lead filter 103 and the resistor RLP of the low-pass filter 104 and charges or discharges  
10 the capacitor CF1 of the lag-lead filter 103 and the capacitor CLP of the low-pass filter 104. The output voltage FIL of the lag-lead filter 103 has a combined waveform of a rectangular voltage waveform S1FIL generated by conducting the current ICP through the  
15 parallel resistance of the resistor RF1 and the resistor RLP and a flat waveform along the time axis generated by charging and discharging the parallel capacitance of the capacitor CF1 and the capacitor CLP and retaining the charge.

20           In the output voltage FIL of the lag-lead filter 103, if the resistor RF1 is sufficiently small compared with the resistor RLP and the capacitor CF1 is sufficiently large compared with the capacitor CLP, the voltage change  $\Delta V1FIL$  of the voltage waveform S1FIL and  
25 the voltage change  $\Delta V2FIL$  of the voltage waveform S2FIL

0955071 091901  
10640 20566

are expressed as follows:

$$\Delta V1FIL = ICP / \{ (1/RF1) + (1/RLP) \}$$

$$= ICP \times RF1 \dots (2)$$

5  $\Delta V2FIL = (ICP \times \Delta t) / (CF1 + CLP)$

$$= (ICP \times \Delta t) / CF1 \dots (3)$$

Therefore, the output voltage FIL of the lag-lead filter 103 appears with almost the same waveform as  
10 that when there is no low-pass filter 104.

In addition, the area ZS1FIL of the voltage waveform S1FIL and the area ZS2FIL of the voltage waveform S2FIL are expressed as follows:

$$ZS1FIL = \Delta V1FIL \times \Delta t \dots (4)$$

15

$$ZS2FIL = \Delta V2FIL \times T \dots (5)$$

Here, the sum of the area ZS1FIL and the area ZS2FIL (ZS1FIL + ZS2FIL) is related to the phase pull-in,  
20 and the area ZS2FIL is proportional to the voltage variation  $\Delta V2FIL$ , so is related to the frequency change (pull-in). For example, if the frequency change is designed to be a half of the phase pull-in, the area ZS1FIL and the area ZS2FIL are substantially equal, so  
25 the following equation holds:

00955071.091901  
1061501205560

$$\Delta V2FIL = \Delta V1FIL \times (\Delta t / T) \dots (6)$$

Since the time  $\Delta t$  is shorter than the period  $T$ , the voltage  $\Delta V2FIL$  becomes smaller than the voltage

5  $\Delta V1FIL$ .

The output voltage LPO of the low-pass filter 104 appears as a blunted waveform of the output voltage FIL of the lag-lead filter 103, but by treating the voltage waveform S1FIL and the voltage waveform S2FIL in the same way, the output voltage LPO can be separated into a voltage waveform S1LP corresponding to the rectangular voltage waveform S1FIL and a voltage waveform S2LP corresponding to the flat voltage waveform S2FIL for consideration.

15 The voltage waveform S1FIL has a blunted rising edge waveform changing exponentially by a time constant of the low-pass filter 104. The voltage  $\Delta V1LPO$  rising exponentially from the voltage 0 to the voltage  $\Delta V1FIL$  can be approximated by the following equation:

$$\begin{aligned} 20 \quad \Delta V1LPO(t) &= \Delta V1FIL \times \{1 - \exp(-t/\tau_{LP1})\} \\ &= \Delta V1FIL \times (t/\tau_{LP1}) \dots (7) \end{aligned}$$

where,  $\tau_{LP1} = CLP \times RLP$

Therefore, if the time  $\Delta t$  is sufficiently shorter than the time constant  $\tau_{LP1}$  of the low-pass filter 104, the peak voltage  $\Delta V1LPO$  is expressed by the

00953071 001901  
106T60 T2055660

following equation:

$$\Delta V_{1LPO} = \Delta V_{1FIL} \times (\Delta t / \tau_{LP1}) \dots (8)$$

On the other hand, the falling waveform of the  
5 voltage waveform  $S_{1LP}$  which falls exponentially from the  
peak voltage  $\Delta V_{1LPO}$  to the voltage  $\Delta V_{2FIL}$  can be  
approximated by the following equation:

$$\begin{aligned} \Delta V_{1LPO}(t) &= (\Delta V_{1LPO} - \Delta V_{2FIL}) \times \exp(-t / \tau_{LP2}) + \Delta V_{2FIL} \\ &\approx \Delta V_{1LPO} \times \exp(-t / \tau_{LP2}) \dots (9) \end{aligned}$$

10 where,  $\tau_{LP2} = CLP \times (RLP + RF1)$ .

In addition, at the trailing edge of the  
reference clock signal  $\phi_{REF}$ , namely, the time  $t = \alpha T$   
( $\alpha \approx 1/10$ ), the voltage after the blunted voltage waveform  
15  $S_{1LP}$  has exponentially attenuated can be expressed by the  
following equation:

$$\begin{aligned} \Delta V_{1LPO}(\alpha T) &\approx \Delta V_{1LPO} \times \exp(-\alpha T / \tau_{LP2}) \\ &\approx \Delta V_{1FIL} \times (\Delta t / \tau_{LP1}) \times \exp(-\alpha T / \tau_{LP2}) \dots (10) \end{aligned}$$

20 For displaying pictures or texts, at the  
trailing edge of the reference clock signal  $\phi_{REF}$ , namely,  
at the left end of the screen, the voltage waveform  $S_{1LP}$   
must be sufficiently attenuated. Therefore, it is a  
criterion of design that the following equation be  
25 satisfied:

$$\Delta V_{1LP0}(\alpha T) \leq \Delta V_{2FIL} \dots (11)$$

Entering equation (10) and equation (6) into equation (11) to modify it, the following equation is obtained:

$$T/\tau_{LP1} \leq \exp(\alpha t/\tau_{LP2}) \dots (12)$$

From equation (12), if  $\alpha=1/10$ , the next equation holds:

$$\tau_{LP1} \leq \tau_{LP2} \leq 35.8 \dots (13)$$

For example,

if  $T=64 \mu\text{sec}$ ,  $\tau_{LP1} \leq 1.8 \mu\text{sec}$

if  $T=10 \mu\text{sec}$ ,  $\tau_{LP1} \leq 280 \text{ nsec}$

From equation (1), in order to make the value of the noise voltage  $\Delta V_{NOISE\_LP}$  small, it is necessary to increase the value of the time constant  $\tau_{LP1}$  to some extent. In this case, however, it becomes difficult to satisfy equation (11).

That is, if the time constant  $\tau_{LP1}$  of the low-pass filter 104 is increased to reduce the influence of the noise, the control voltage continues changing even after the trailing edge of the reference clock signal  $\phi_{REF}$ , so there arises a problem that the effect of the

phase correction performed at the trailing edge of the reference clock signal  $\phi_{REF}$  ends up being reduced.

Note that if the time constant  $\tau_{LP1}$  is sufficiently smaller than the period  $T$ , the area of the blunted voltage waveform  $S_{ILP}$  is roughly given by the following equation:

$$\begin{aligned} S_{ILP} &\approx \frac{\Delta V_{ILPO} \times \Delta t}{2} + \Delta V_{ILPO} \int_{t=0}^{t=T} \exp(-t / \tau_{LP2}) dt \quad \dots (14) \\ &\approx ICP \times RF1 \times \Delta t \end{aligned}$$

From the above equation, it is clear that the area of the blunted voltage waveform  $S_{ILP}$  coincides with the area of the rectangular lead pulse of the lag-lead filter when there is no low-pass filter 104.

Next, an explanation will be made of a second mode of the PLL circuit of the prior art using a lag-lead filter.

FIG. 13 is a view of the configuration of the second mode of a PLL circuit of the prior art using a lag-lead filter.

The same reference numerals in FIG. 11 and FIG. 3 indicate the same constituent elements. In addition, the PLL circuit shown in FIG. 13 includes a bias circuit 7, a capacitor CPB, and a capacitor CNB.

The difference of the second mode relative to

the first mode lies in the point that a bias circuit 107 is incorporated instead of a low-pass filter 104 between the lag-lead filter 103 and the voltage-controlled oscillator 105.

5           The bias circuit 107 receives the output voltage FIL of the lag-lead filter 103, generates a bias voltage NBIAS and a bias voltage PBIAS, and outputs them to the voltage-controlled oscillator 105. The bias circuit, for example, is comprised of a combination of  
10   current mirror circuits.

Here, the bias circuit 107 and the voltage-controlled oscillator 105 will be explained.

FIG. 15 is a view of an example of a circuit of a voltage-controlled oscillator.

15           The voltage-controlled oscillator shown in FIG. 15 comprises delay blocks 51-1 to 51-n and an NAND circuit 56.

In addition, each of the delay blocks 51-1 to 51-n has a two-stage inverter type delay stage comprised  
20   of a pMOS transistor Qp50, a pMOS transistor Qp51, a nMOS transistor Qn50, and a nMOS transistor Qn51 and has an output buffer BUF.

The pMOS transistor Qp51 and the nMOS transistor Qn50 receive as input a signal from the  
25   earlier stage at their mutually connected gates and

00953071 031901  
1061501 2055660



output a signal to the next stage from their mutually connected drains. The source of the pMOS transistor Qp51 is connected to the power line Vdd through the drain and source of the pMOS transistor Qp50, while the source of the nMOS transistor Qn50 is connected to the ground line through the drain and source of the nMOS transistor Qn51. A bias voltage PBIAS is applied to the gate of the pMOS transistor Qp50, while a bias voltage NBIAS is applied to the gate of the nMOS transistor Qp51.

In each delay block, two inverter type stages are connected in cascade. A buffer BUF is inserted at the output of the delay block.

As shown in the circuit example of FIG. 15, each delay block included in the voltage-controlled oscillator 105, for example, comprises two inverter type delay stages each provided with a current source transistor (the pMOS transistor Qp50) on the power line side controlled by the bias voltage PBIAS and a current source transistor (the nMOS transistor Qp51) on the ground line side controlled by the bias voltage NBIAS and one inverter (output buffer BUF) for use as a buffer.

If the signal PWON is set at a high level, the gate of the NAND circuit 56 is turned ON, a signal from the last stage of the delay blocks connected in cascade is fed back to the first stage, and oscillation starts.

0955071.011001

At this time, clock signals  $\phi\{0\}$  to  $\phi\{n\}$  are output from the delay blocks.

FIG. 16 is a circuit diagram showing an example of a bias circuit.

5           The bias circuit shown in FIG. 16 comprises a pMOS transistor Qp101, a pMOS transistor Qp102, an nMOS transistor Qn101, and an nMOS transistor Qn102.

          The nMOS transistor Qn101 receives a voltage FIL at its gate, is connected to the ground line at its  
10 source, and is connected to the drain of the pMOS transistor Qp101 at its drain.

          The pMOS transistor Qp101 is connected to the power line Vdd at its source, is connected to its own  
15 drain at its gate, and outputs the bias voltage PBIAS from its gate.

          The nMOS transistor Qn102 receives the bias voltage PBIAS at its gate, is connected to the power line Vdd at its source, and is connected to the drain of the  
20 nMOS transistor Qn102 at its drain.

          The nMOS transistor Qn102 is connected to the ground line Vdd at its source, is connected to its own  
drain at its gate, and outputs the bias voltage NBIAS from its gate.

          The current mirror type bias circuit shown in  
25 FIG. 16, for example, generates a bias voltage PBIAS by

the first current mirror circuit (the nMOS transistor Qn101 and the pMOS transistor Qp101) to which the voltage FIL is input and furthermore generates a bias voltage NBIAS by the second current mirror circuit (the pMOS transistor Qp102 and the nMOS transistor Qn102) to which the bias voltage PBIAS is input.

By supplying the voltage-controlled oscillator 105 with the bias voltages generated by the bias circuit shown in FIG. 16, even if the output voltage FIL of the lag-lead filter 103 changes, the current flowing to the current source transistor of the power line side (the pMOS transistor Qp50) controlled according to the bias voltage PBIAS and the current flowing to the current source transistor of the ground line side (the nMOS transistor Qn51) controlled according to the bias voltage NBIAS are controlled to generally balance out. In addition, under standard conditions, the delay time of each inverter type delay stage at the rising edge of output and the delay time at the trailing edge of output change in the same way to balance each other even if the voltage FIL changes somewhat. Furthermore, for the inverter for buffer use, the ratio of sizes of the pMOS and nMOS transistors is decided in order to balance the delay time at the rising edge and the delay time at the trailing edge. Consequently, the fluctuation of the duty

0955071.091904  
106667.055666

of clock signals output from the voltage-controlled oscillator 105 caused by a change of the voltage FIL, variability in the processes, and a change of the power voltage can be prevented.

5                   However, when a large consumed power is injected into the above bias circuit 107, the overall power consumption of the PLL circuit ends up being increasingly increased, so usually the power consumption of the bias circuit 107 has to be kept lower than the  
10 power consumption of the voltage-controlled oscillator 105. Due to this, the values of the output impedance RNBO and RPBO of the bias circuit 107 need be relatively large.

On the other hand, when the voltage-controlled  
15 oscillator is in operation, changes of the output voltages of all delay stages are propagated via the gate capacitance of the current power transistors or the branch transistors included in the delay stages into which the bias voltage NBIAS and the bias voltage PBIAS  
20 are input. As a result, when the output impedance RNBO and output impedance RPBO of the bias circuit are relatively large in value, the characteristic of the oscillation frequency vs. control voltage of the voltage-controlled oscillator ends up deviating and the output of  
25 the bias circuit ends up losing out to the noise in some

0955071-091901

cases (see Japanese Unexamined Patent Publication (Kokai)  
No. 11-27106, "Voltage-Controlled Oscillation Circuit".)

In order to prevent such a problem without  
increasing the power consumption, as shown in FIG. 13,  
5 the practice has been to provide a capacitor CNP or  
capacitor CPB between the output of the bias circuit 107  
and the power line or the ground line to stabilize the  
bias voltage NBIAS or the bias voltage PBIAS.

Assuming that the voltage under the gate of the  
10 current source transistor changes due to the drain  
voltage of the current source transistor changing up to  
an intermediate voltage, namely, changing by exactly the  
power voltage  $V_{dd}/2$ , when the delay stages are operating,  
when no capacitor for stabilization is provided, the  
15 oscillation voltage  $\Delta V_{OSC}$  superposed on the gate voltage  
can be expressed by the following equation from the gate  
capacitance  $C_g$  of the current source transistors included  
in the delay stages of the voltage-controlled oscillator  
105 and the number  $N$  of the delay stages:

$$\begin{aligned} 20 \quad \Delta V_{OSC} &= \{ (C_g/2) / (N \times C_g) \} \times (V_{dd}/2) \\ &= V_{dd}/4N \quad \dots (15) \end{aligned}$$

For example, if the power voltage  $V_{dd}$  is 3.3V  
and the number  $N$  of the delay stages is 17, the  
25 oscillation voltage  $\Delta V_{OSC}$  superposed on the gate voltage

becomes about 50 mV. This value is roughly three orders of magnitude larger than the accuracy required by the control voltage of the voltage-controlled oscillator 105.

In addition, if the capacitor CBO is provided  
5 for stabilization of the control voltage, the equation becomes as follows:

$$\Delta V_{OSC} = \{ (C_g/2) / (N \times C_g + C_{BO}) \} \times (V_{dd}/2) \\ \approx (C_g/4C_{BO}) \times V_{dd} \dots (16)$$

10 As the gate capacitance  $C_g$  is several tens of fF, if the capacitor CBO is made 10 pF or so, the oscillation voltage  $\Delta V_{OSC}$  becomes a few hundred  $\mu V$  and is reduced to a value one order of magnitude larger than the accuracy sought for the control voltage of the voltage-  
15 controlled oscillator 105.

FIG. 14 gives waveform diagrams for explaining the operation of the second mode of the PLL circuit of the prior art.

Waveform diagram of FIG. 14A shows the waveform  
20 of the reference clock signal  $\phi_{REF}$ .

Waveform diagram of FIG. 14B shows the waveform of the output signal NOUT of the frequency divider 106.

Waveform diagram of FIG. 14C shows the waveform of the up signal /UP of the phase comparator 101.

25 Waveform diagram FIG. 14D shows the waveform of

the down signal DOWN of the phase comparator 101.

Waveform diagram (E) of FIG. 14 shows the waveform of the output voltage FIL of the lag-lead filter 103.

5 Waveform diagram (F) of FIG. 14 shows the waveform of the bias voltage PBIAS.

Waveform diagram (G) of FIG. 14 shows the waveform of the bias voltage NBIAS.

In the time  $\Delta t$  when the up signal /UP or the  
10 down signal DOWN is generated, the output current ICP from the charge pump circuit 102 passes through the resistor RF1 of the lag-lead filter 103 and charges or discharges the capacitor CF1 of the lag-lead filter 103. In the output voltage FIL of the lag-lead filter 103, a  
15 rectangular pulse voltage waveform S1 is generated due to the current ICP flowing through the resistor RF1, while a flat waveform voltage S2 is generated along the time axis due to the charging and discharging and retaining of the charge  $ICP \times \Delta t$  in the capacitor CF1.

20 The voltage change  $\Delta V1$  of the voltage waveform S1 and the voltage change  $\Delta V2$  of the voltage waveform S2 in the output voltage FIL of the lag-lead filter 103 are expressed by the following equations:

$$\Delta V1 = ICP \times RF1 \dots (17)$$

25  $\Delta V2 = (ICP \times \Delta t) / CF1 \dots (18)$

0055071.001001

In addition, the area ZS1 of the voltage waveform S1 and the area ZS2 of the voltage waveform S2 are expressed by the following equations:

$$ZS1 = \Delta V1 \times \Delta t \quad \dots (19)$$

5  $ZS2 = \Delta V2 \times T \quad \dots (20)$

Here, the sum of the area ZS1 and the area ZS2 (ZS1+ZS2) is related to the phase pull-in, and the area ZS2 is related to the frequency change (pull-in). For  
10 example, if the frequency change is designed to be a half of the phase pull-in, since the area ZS1FIL and the area ZS2FIL are substantially equal, the following equation holds:

$$\Delta V2 = \Delta V1 \times (\Delta t / T) \quad \dots (21)$$

15

Since the time  $\Delta t$  is shorter than the period  $T$ , the voltage  $\Delta V2$  becomes sufficiently smaller than the voltage  $\Delta V1$ .

20 The output of the bias circuit 107, that is, the bias voltage NBIAS, is generated as a blunted rectangular waveform S1NB and a flat waveform S2NB. The voltage waveform S1NB is the rectangular pulse waveform of the voltage FIL blunted by the capacitor CNB and  
25 changes exponentially with a time constant determined by

09955071.091901



the output resistor RNBO of the bias circuit 107 and the capacitor CNB for voltage stabilization. The voltage waveform S2NB is a waveform corresponding to the voltage waveform S2.

5 Here, for simplifying the explanation, the case in which the gain of the bias circuit 107 is 1 will be explained. The rising edge of the exponentially changing blunted pulse voltage waveform S1NB can be approximated by the following equation:

$$10 \quad \Delta V_{1NB}(t) = \Delta V_1 \times \{1 - \exp(-t/\tau_{NB})\} \\ \approx \Delta V_1 \times (t/\tau_{NB}) \quad \dots (22)$$

where,  $\tau_{NB} = CNB \times RNBO$

Therefore, the peak voltage  $\Delta V_{1NB}$  can be  
15 expressed by the following equation:

$$\Delta V_{1NB} \approx \Delta V_1 \times (\Delta t / \tau_{NB}) \quad \dots (23)$$

On the other hand, the falling waveform of the blunted voltage waveform S1NB can be approximated by the  
20 following equation:

$$\Delta V_{1NB}(t) = (\Delta V_{1NB} - \Delta V_2) \times \exp(-t/\tau_{NB}) + \Delta V_2 \\ \approx \Delta V_{1NB} \times \exp(-t/\tau_{NB}) \quad \dots (24)$$

At the trailing edge of the reference clock  
25 signal  $\phi_{REF}$ , namely, at the time  $t = \alpha T$  ( $\approx T/10$ ), the

voltage at which the voltage waveform S1NB has exponentially attenuated can be expressed by the following equation:

$$\Delta V_{1NB}(\alpha T) \approx \Delta V_{1NB} \times \exp\{-(\alpha T) / \tau_{NB}\}$$

$$\approx \Delta V_1 \times (\Delta t / \tau_{NB}) \times \exp\{-(\alpha T) / \tau_{NB}\} \dots (25)$$

For displaying pictures or text, at the trailing edge of the reference clock signal  $\phi_{REF}$ , namely, at the left end of the screen, the voltage waveform S1NB must be sufficiently attenuated, so it is a criterion of design that the following equation be satisfied:

$$\Delta V_{1NB}(\alpha T) \leq \Delta V_2 \dots (26)$$

Entering equation (25) and equation (21) into equation (26) to modify it, the following equation is obtained:

$$T / \tau_{NB} \leq \exp(\alpha T / \tau_{NB}) \dots (27)$$

Therefore, the same equation as equation (12) of the first mode can be obtained. If  $\alpha = 1/10$ , the next equation holds:

$$\tau_{NB} \leq T / 35.8 \dots (28)$$

However, when the bias voltage NBIAS and the bias voltage PBIAS are generated in the bias circuit 107

09955071.091901

as in the second mode, a frequent practice is to receive one bias voltage and generate the other bias voltage as shown in the circuit example of FIG. 16. The waveform diagram of FIG. 14 is of the case where the bias voltage  
5 NBIAS is received and the bias voltage PBIAS is generated.

In this case, the waveform of the bias voltage PBIAS has a combined waveform of a further blunted voltage waveform S1PB generated by inverting the blunted  
10 pulse waveform S1NB of the bias voltage NBIAS and a flat voltage waveform S2PNB corresponding to the flat voltage waveform S2NB of the bias voltage NBIAS.

Here, for facilitating understanding of the explanation, the following explanation is given assuming  
15 the bias voltage PBIAS is not inverted and switching the terms "rising edge" and "trailing edge".

The rising edge of the exponentially changing strongly blunted waveform S1PB first rises up toward the peak voltage  $\Delta V1NB$  of the bias voltage NBIAS, so can be  
20 approximated by the following equation:

$$|\Delta V1PB(t)| \approx \Delta V1NB \times \{1 - \exp(-t/\tau_{PB1})\} \dots (29)$$

where,  $\tau_{PB1} = C_{PB} \times R_{PBO}$ .

However, since the voltage of the bias voltage  
25 NBIAS decreases gradually, the voltage change of the bias

00955071-001901  
1061901-205560

voltage PBIAS gradually levels off. When the time constant  $\tau_{NB} = \tau_{PB1}$ , the bias voltage NBIAS and the bias voltage PBIAS cross near the time  $t = \tau_{NB}$ . At this time, the bias voltage PBIAS becomes the peak voltage  $\Delta V_{1NB}$ .

- 5 Namely, near the time  $t = \tau_{NB}$ , the voltage  $\Delta V_{1NB}$  ( $\tau_{NB}$ ) =  $\Delta V_{1NB}(0)/e$ , so the voltage change  $\Delta V_{1PB}$  of the bias voltage PBIAS can be expressed by the following equation:

$$|\Delta V_{1PB}(t)| = \Delta V_{1NB}/e \dots (30)$$

- 10 The voltage waveform S1PB at the time when the bias voltage PBIAS starts to decrease from the peak can be roughly approximated by the following equation:

$$\begin{aligned} |\Delta V_{1PB}(t)| &= |\Delta V_{1PB}| \times \exp\{-(t - \tau_{PB2})/\tau_{PB2}\} \\ &= \Delta V_{1NB} \times \exp(-t/\tau_{PB2}) \dots (31) \end{aligned}$$

- 15 where,  $\tau_{PB2} = \sqrt{e} \times \tau_{PB1} = \sqrt{e} \times CPB \times RPBO$

Furthermore, the waveform of the portion of the voltage waveform S1PB after removal of the tail can be roughly approximated by the following equation:

$$\begin{aligned} 20 \quad |\Delta V_{1PB}(t)| &= \Delta V_{1NB} \times \left[ \exp(-t/\tau_{NB}) + \exp\left\{-t/\sqrt{\tau_{NB}^2 + \tau_{PB1}^2}\right\} \right] \dots (32) \\ &= \Delta V_{1NB} \times \left[ \exp(-t/\tau_{NB}) + \exp\left\{-t/(\sqrt{2} \times \tau_{PB1})\right\} \right] \end{aligned}$$

For displaying pictures or text, at the trailing edge of the reference clock signal  $\phi_{REF}$ , namely,

0955071-01901

at the left end of the screen, the strongly blunted voltage S1PB must be sufficiently attenuated, so it is a criterion of design that the following equation be satisfied:

$$\Delta V_{1PB}(\alpha T) \leq \Delta V_2 \dots (33)$$

By assuming the time constant  $\tau_{NB} \approx \tau_{PB1} \approx \tau_{B0}$  and entering equation (32) and equation (21) into equation (33) to modify it, the following equation is obtained:

$$T / \tau_{B0} \leq 1 / \left[ \exp(-\alpha T / \tau_{B0}) + \exp\left\{-\alpha T / \left(\sqrt{2} \times \tau_{B0}\right)\right\} \right] \dots (34)$$

Therefore, the same equation as equation (12) of the first mode can be obtained. When  $\alpha=1/10$ , the next equation holds:

$$\tau_{B0} \leq T/60.2 \dots (35)$$

In equation (35), for example,

if  $T=64 \mu\text{sec}$ ,  $\tau_{B0} \leq 1.06 \mu\text{sec}$

if  $T=10 \mu\text{sec}$ ,  $\tau_{B0} \leq 166 \text{ nsec}$

If the value of the output resistor  $R_{NB0}$  or the output resistor  $R_{PB0}$  of the bias circuit 107 is set large to reduce the power consumption of the bias circuit 107, the value of the time constant  $\tau_{B0}$  also becomes larger and it becomes difficult to satisfy equation (33). That

is, the bias voltage continues changing even after the trailing edge of the reference clock signal  $\phi_{REF}$ , so there arises a problem that the effect of the phase correction performed at the trailing edge of the

5 reference clock signal  $\phi_{REF}$  ends up being reduced.

Under standard condition, designing the circuit to satisfy equation (11) or equation (33) does not pose that much of a problem, but if considering the power voltage or temperature and the variability in processes, 10 it is necessary to further secure, for example, approximately a 200% margin. This is not easy. In addition, although not shown, when both the low-pass filter 104 and the bias circuit 107 cause double blunting of the input voltage waveform of the voltage-controlled 15 oscillator 105, needless to say the above problem becomes more severe.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide a 20 phase-locked loop circuit and a delay-locked loop circuit able to reduce frequency change due to noise and able to reduce frequency change after a phase pull-in operation performed in each cycle of a reference clock signal.

In order to achieve the above object, the present 25 invention provides a phase-locked loop circuit comprising

00955071.091901

15

25

receiving the output current from the current outputting means, and a noise filter for receiving the voltage of the series circuit and outputting said control signal after removing noise components included in the voltage.

5       According to the phase-locked loop circuit employing the above configuration, in the above phase comparison means, the size of a leading phase or a delayed phase of a feedback signal is detected with respect to a reference signal, and a leading phase signal having a pulse width  
10       corresponding to the size of the leading phase or a delayed phase signal having a pulse width corresponding to the size of the delayed phase is output.

15       In the current outputting means of the smoothing means, a current corresponding to the leading phase signal or a current corresponding to the delayed phase signal is output, and a voltage corresponding to the output current flowing through the series circuit is input to the noise filter. In the noise filter, the control signal after removing noise components included  
20       in the voltage of the series circuit is output.

25       The control signal is superposed on the leading phase signal or the delayed phase signal via a capacitor of the superposing means and is input to the oscillation circuit. Then, in the oscillation circuit, a feedback signal of a frequency corresponding to the input control

0935071.091901



signal is output.

The phase-locked loop circuit of present invention may also have a phase comparison means for detecting a size of a leading phase or a delayed phase of a feedback  
5 signal with respect to a reference signal and outputting a leading phase signal having a pulse width corresponding to the size of the leading phase or a delayed phase signal having a pulse width corresponding to the size of the delayed phase, a smoothing means for smoothing the  
10 leading phase signal or the delayed phase signal output from the phase comparison means and outputting the result as a control signal, a bias signal generating means for outputting a first bias signal and a second signal corresponding to the control signal, a noise filter for  
15 removing noise components included in the first bias signal and the second signal, a first superposing means for superposing the leading phase signal or the delayed phase signal output from the phase comparison means on the first bias signal, a second superposing means for  
20 superposing the leading phase signal or the delayed phase signal output from the phase comparison means on the second bias signal, and an oscillation circuit which includes a plurality of delay stages for exchanging and outputting a first current variable according to the  
25 first bias signal superposed with other signals by the

00953071.091901

first superposing means and a second current variable according to the second bias signal superposed with other signals by the second superposing means according to levels of input signals, feeds back an output signal of a last delay stage to an input of a first delay stage, and outputs an output signal of one of the delay stages as the feedback signal to the phase comparison means.

Further, first superposing means includes a capacitor receiving the leading phase signal or the delayed phase signal at one terminal and connected to an output line of the first bias signal of the bias signal generating means at another terminal. The second superposing means includes a capacitor receiving the leading phase signal or the delayed phase signal at one terminal and connected to an output line of the second bias signal of the bias signal generating means at another terminal.

The smoothing means includes a current outputting means for outputting a current corresponding to the leading phase signal or a current corresponding to the delayed phase signal and a series circuit having a resistor and a capacitor receiving the output current from the current outputting means. The bias signal generating means generates the first bias signal and the second bias signal according to a voltage of the series circuit.

According to the phase-locked loop circuit employing the above configuration, in the above phase comparison means, the size of a leading phase or a delayed phase of a feedback signal is detected with respect to a reference  
5 signal, and a leading phase signal having a pulse width corresponding to the size of the leading phase or a delayed phase signal having a pulse width corresponding to the size of the delayed phase is output.

In the current outputting means of the smoothing  
10 means, a current corresponding to the leading phase signal or a current corresponding to the delayed phase signal is output, and the first bias signal and the second bias signal corresponding to the voltage of the series circuit that receives the output current from the  
15 current outputting means are generated in the bias signal generating means.

The first bias signal from which the noise components have been removed in the noise filter is superposed with the leading phase signal or the delayed  
20 phase signal through the capacitor of the first superposing means and input to the oscillation circuit. The second bias signal from which the noise components have been removed in the noise filter is superposed with the leading phase signal or the delayed phase signal  
25 through the capacitor of the second superposing means and

0955071-091901

input to the oscillation circuit.

In the delay stages of the oscillation circuit, a first current variable according to the first bias signal and a second current variable according to the second bias signal are exchanged and output according to levels of input signals. The output signal of the last stage of the delay stages is fed back to the input of the first stage of the delay stages, whereby oscillation is initiated. The output signal of one of the delay stages is output as the feedback signal.

A delay-locked loop circuit of the present invention has a phase comparison means for detecting a size of a leading phase or a delayed phase of a feedback signal with respect to a reference signal and outputting a leading phase signal having a pulse width corresponding to the size of the leading phase or a delayed phase signal having a pulse width corresponding to the size of the delayed phase, a smoothing means for smoothing the leading phase signal or the delayed phase signal output from the phase comparison means and outputting the result as a control signal, a superposing means for superposing the leading phase signal or the delayed phase signal output from the phase comparison means on the control signal, and a delay circuit for receiving the control signal superposed with other signals by the superposing

09955071.051001

means and the reference signal and outputting to the phase comparison means the feedback signal having a delay corresponding to the control signal relative to the reference signal.

5           In addition, the superposing means includes a capacitor receiving the leading phase signal or the delayed phase signal at one terminal and connected to an output line of the control signal of the smoothing means at another terminal. The smoothing means includes a  
10   current outputting means for outputting a current corresponding to the leading phase signal or a current corresponding to the delayed phase signal, a series circuit having a resistor and a capacitor receiving the output current from the current outputting means, and a  
15   noise filter for receiving the voltage of the series circuit and outputting said control signal after removing noise components included in the voltage.

          According to the delay-locked loop circuit employing the above configuration, in the above phase comparison  
20   means, the size of a leading phase or a delayed phase of a feedback signal is detected with respect to a reference signal, and a leading phase signal having a pulse width corresponding to the size of the leading phase or a delayed phase signal having a pulse width corresponding  
25   to the size of the delayed phase is output.

00055071.001901

0955071-091901

In the current outputting means of the smoothing means, a current corresponding to the leading phase signal or a current corresponding to the delayed phase signal is output, and a voltage corresponding to the output current flowing through the series circuit is input to the noise filter. In the noise filter, the control signal after removing noise components included in the voltage of the series circuit is output.

The control signal is superposed on the leading phase signal or the delayed phase signal via a capacitor of the superposing means and input to the delay circuit. Then, in the delay circuit, a feedback signal having a delay corresponding to the input control signal is output.

The delay-locked loop circuit of the present invention may also have a phase comparison means for detecting a size of a leading phase or a delayed phase of a feedback signal with respect to a reference signal and outputting a leading phase signal having a pulse width corresponding to the size of the leading phase or a delayed phase signal having a pulse width corresponding to the size of the delayed phase, a smoothing means for smoothing the leading phase signal or the delayed phase signal output from the phase comparison means and outputting the result as a control signal, a bias signal

generating means for outputting a first bias signal and a second bias signal corresponding to the control signal, a noise filter for removing noise components included in the first bias signal and the second signal, a first  
5 superposing means for superposing the leading phase signal or the delayed phase signal output from the phase comparison means on the first bias signal, a second superposing means for superposing the leading phase signal or the delayed phase signal output from the phase  
10 comparison means on the second bias signal, and a delay circuit which includes a plurality of delay stages for exchanging and outputting a first current variable according to the first bias signal superposed with other signals by the first superposing means and a second  
15 current variable according to the second bias signal superposed with other signals by the second superposing means according to levels of input signals, inputs the reference signal to a first delay, and outputs an output signal of one of the delay stages as the feedback signal  
20 to the phase comparison means.

In addition, the first superposing means includes a capacitor receiving the leading phase signal or the delayed phase signal at one terminal and connected to an output line of the first bias signal of the bias signal  
25 generating means at another terminal, and the second

0000001-001001

superposing means includes a capacitor receiving the leading phase signal or the delayed phase signal at one terminal and connected to an output line of the second bias signal of the bias signal generating means at  
5 another terminal. The smoothing means includes a current outputting means for outputting a current corresponding to the leading phase signal or the delayed phase signal, a series circuit having a resistor and a capacitor receiving the output current from the current outputting  
10 means, and the bias signal generating means outputting the first bias signal and the second bias signal according to a voltage of the series circuit.

According to the delay-locked loop circuit employing the above configuration, in the above phase comparison  
15 means, the size of a leading phase or a delayed phase of a feedback signal is detected with respect to a reference signal, and a leading phase signal having a pulse width corresponding to the size of the leading phase or a delayed phase signal having a pulse width corresponding  
20 to the size of the delayed phase is output.

In the current outputting means of the smoothing means, a current corresponding to the leading phase signal or a current corresponding to the delayed phase signal is output, and a first bias signal and a second  
25 bias signal corresponding to the voltage of the series

0935071.091901



circuit that receives the output current from the current outputting means are generated in the bias signal generating means.

0955071.091901

The first bias signal from which the noise components have been removed in the noise filter is superposed with the leading phase signal or the delayed phase signal through the capacitor of the first superposing means and input to the oscillation circuit. The second bias signal from which the noise components have been removed in the noise filter is superposed with the leading phase signal or the delayed phase signal through the capacitor of the second superposing means and input to the oscillation circuit.

In the delay stages of the delay circuit, a first current variable according to the first bias signal and a second current variable according to the second bias signal are exchanged and output according to levels of input signals. The reference clock signal is input to the first stage of the delay stages, while the output signal of one of the delay stages is output as the feedback signal.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and features of the present invention will become clearer from the following

description with reference to the attached drawings,  
wherein:

FIG. 1 is a view of the configuration of a first  
embodiment of a PLL circuit according to the present  
5 invention;

FIGS. 2A to 2H are waveform diagrams for explaining  
the operation of the first embodiment of the PLL circuit  
according to the present invention;

FIG. 3 is a view of the configuration of a second  
10 embodiment of a PLL circuit according to the present  
invention;

FIGS. 4A to 4G are waveform diagrams for explaining  
the operation of the second embodiment of a PLL circuit  
according to the present invention;

15 FIG. 5 is a view of the configuration of a third  
embodiment of a PLL circuit according to the present  
invention;

FIG. 6 is a view of the configuration of a fourth  
embodiment of a PLL circuit according to the present  
20 invention;

FIG. 7 is a view of the configuration of a fifth  
embodiment of a PLL circuit according to the present  
invention;

FIG. 8 is a view of the configuration of a sixth  
25 embodiment of a PLL circuit according to the present

0955071-091901  
1066017-055660

invention;

FIG. 9 is a view of the configuration of a seventh embodiment of a PLL circuit according to the present invention;

5        FIG. 10 is a view of the configuration of a dot clock generating circuit and a VBI sampling clock generating circuit for use in digital TV to which the PLL circuit of the present invention is applied;

10        FIG. 11 is a view of the configuration of a first mode of a PLL circuit of the prior art using a lag-lead filter;

FIGS. 12A to 12F are waveform diagrams for explaining the operation of the first mode of the PLL circuit of the prior art;

15        FIG. 13 is a view of a configuration of a second mode of a PLL circuit of the prior art using a lag-lead filter;

20        FIGS. 14A to 14G are waveform diagrams for explaining the operation of the second mode of the PLL circuit of the prior art;

FIG. 15 is a view showing an example of a circuit of a voltage-controlled oscillator; and

FIG. 16 is a circuit diagram showing an example of a bias circuit.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

Below, preferred embodiments will be described with reference to the accompanying drawings.

## <First Embodiment>

5 FIG. 1 is a view of the configuration of a first embodiment of a PLL circuit according to the present invention.

The PLL circuit shown in FIG. 1 includes a phase comparator 1, a charge pump circuit 2, a lag-lead filter 3, a low-pass filter 4, a voltage-controlled oscillator 10 5, a frequency divider 6, a capacitor CU, and a capacitor CD.

The phase comparator 1 compares phases of a reference signal  $\phi_{REF}$  and an output signal NOUT of the frequency divider 6 and outputs an up signal and an inverted up signal /UP and a down signal and an inverted down signal /DOWN according to the result of comparison. 15

The charge pump circuit 2 receives the up signal /UP and the down signal DOWN from the phase comparator 1 and outputs a charging and discharging current ICP to the lag-lead filter 3. 20

The lag-lead filter 3, for example, is comprised of a resistor RF1 and a capacitor CF1 connected in series between the output of the charge pump circuit 2 and the ground line. It receives the charging and discharging 25

00000001.091901

current ICP and outputs the generated voltage FIL of the series circuit to the low-pass filter 4.

The low-pass filter 4, for example, is comprised of a resistor RLP and a capacitor CLP connected in series  
5 between the output of the charge pump circuit 2 and the ground line. It receives the voltage FIL of the lag-lead filter 3 and outputs a voltage LPO of the capacitor CLP corresponding to this to the voltage-controlled oscillator 5.

10 The voltage-controlled oscillator 5 receives the output voltage LPO of the low-pass filter 4 and outputs a signal  $\phi$ VCO having a frequency corresponding to this.

The frequency divider 6 divides the output signal  $\phi$ VCO of the voltage-controlled oscillator 5 by a certain  
15 division ratio and outputs a signal NOUT to the phase comparator 1.

The capacitor CU and the capacitor CD superpose the up signal UP and the down signal /DOWN on the output voltage of the low-pass filter 4.

20 The PLL circuit of the present invention shown in FIG. 1 differs from the PLL circuit of the prior art shown in FIG. 9 in the points that in the PLL circuit in FIG. 1, the capacitor CU and capacitor CD are provided on the output line of the low-pass filter 4, the outputs of  
25 the phase comparator 1, that is, the up signal UP and

0955071-091904

down signal /DOWN, are input to these capacitors, and a rectangular pulse waveform is input to the voltage-controlled oscillator according to the voltage-division ratio of the capacitances of the capacitor CLP of the low-pass filter and these capacitors.

FIG. 2 gives waveform diagrams for explaining the operation of the first embodiment of a PLL circuit according to the present invention.

Waveform diagram of FIG. 2A shows the waveform of the reference clock signal  $\phi_{REF}$ .

Waveform diagram of FIG. 2B shows the waveform of the output signal NOUT of the frequency divider 6.

Waveform diagram of FIG. 2C shows the waveform of the up signal /UP of the phase comparator 1.

Waveform diagram of FIG. 2D shows the waveform of the down signal DOWN of the phase comparator 1.

Waveform diagram of FIG. 2E shows the waveform of the output voltage FIL of the lag-lead filter 3.

Waveform diagram of FIG. 2F shows the waveform of the up signal /UP of the phase comparator 1.

Waveform diagram of FIG. 2G shows the waveform of the down signal /DOWN of the phase comparator 1.

Waveform diagram of FIG. 2H shows the waveform of the output voltage VCNT of the low-pass filter 4.

The phase comparator 1 compares the timing of the

rising edge of the reference clock signal  $\phi_{REF}$  and the trailing edge of the output signal NOUT of the frequency divider 6. If the trailing edge of the signal NOUT is late relative to the rising edge of the reference clock signal  $\phi_{REF}$ , a low level pulse signal, that is, the up signal /UP, is output. If the trailing edge of the signal NOUT is earlier, a high level pulse signal, that is, the down signal DOWN, is output.

The up signal /UP, for example, is input to the gate of a p-channel MOS transistor on a not shown power line side of the charge pump circuit. By inputting a low level pulse signal to the up signal /UP, the p-channel MOS transistor is turned on, and the charging and discharging current ICP is supplied to the lag-lead filter 3.

In addition, the down signal DOWN, for example, is input to the gate of a n-channel MOS transistor on a not shown ground line side of the charge pump circuit. By inputting a high level pulse signal to the down signal DOWN, the n-channel MOS transistor is turned on, and the charging and discharging current ICP is supplied to the lag-lead filter 3.

Due to the charging and discharging current ICP output from the charge pump circuit 2, the output voltage FIL of the lag-lead filter 3 and the output voltage VCNT of the low-pass filter 4 change. Due to this, the

00000001.00000001

oscillation frequency of the voltage-controlled oscillator 5 increases or decreases.

In the time  $\Delta t$  when the up signal /UP or the down signal DOWN is generated, the output current ICP from the charge pump circuit 2 passes through the resistor RF1 of the lag-lead filter 3 and the resistor RLP of the low-pass filter 4 and charges or discharges the capacitor CF1 of the lag-lead filter 3 and the capacitor CLP of the low-pass filter 4. The output voltage FIL of the lag-lead filter 3 has a combined waveform of a rectangular voltage waveform S1 generated by the flow of the current ICP through the parallel resistance of the resistor RF1 and the resistor RLP and a flat waveform along the time axis generated by charging and discharging the parallel capacitance of the capacitor CF1 and the capacitor CLP and retaining the charge.

In addition, in the first embodiment of the present invention, because the output pulse of the phase comparator 1 is superposed on the output voltage of the low-pass filter 4 through the capacitor CU and capacitor CD, it is possible to strongly reduce the blunting of the pulse shape of the output voltage FIL of the low-pass filter 4 compared with the first mode of the prior art.

If capacitor  $CU=CD=CAC$ , the rising time and falling time  $tAC$  of the pulse waveform S1VC of the output voltage



FIL of the low-pass filter 4 can be expressed by the following equation using the output impedance RBF0 of the phase comparator 1:

$$\tau_{AC} = CAC \times RBF0 \dots (36)$$

5

On the other hand, the voltage change  $\Delta V_{IAC}$  of the pulse waveform S1VC propagated via the capacitor can be expressed by the following equation using the output amplitude VB0 of the phase comparator 1:

10 
$$\Delta V_{IAC} = \{CAC / (CLP + 2CAC)\} \times VB0 \dots (37)$$

For example, if the amplitude VB0 of the phase comparator 1 = power voltage Vdd = 2V to 3.6V and the voltage change  $\Delta V_{IAC}$  of the pulse S1VC = 0.1V to 0.2V, from equation (37), when  $(CLP + 2CAC) = 10$  pF, the capacitor CAC becomes 0.3 pF to 1 pF. Therefore, for example, if capacitor CAC = 0.5 pF and impedance RBF0 = 2.2 k $\Omega$ , from equation (36), the time constant  $\tau_{AC} \approx 1.1$  ns.

15

The voltage waveform  $\Delta V_{tail}$  of the portion of the voltage waveform S1VC remaining after the output pulse of the phase comparator 1 is over minus the tail can be approximated by the following equation:

$$\Delta V_{tail}(t) \approx (\Delta V_1 - \Delta V_{IAC}) \times \exp(-t / \tau_{LP2}) \dots (38)$$

25

The noise due to the different grounding points of

095507.004904

the capacitor CF1 and the voltage-controlled oscillator 5 is reduced by the low-pass filter 4 of a time constant  $\tau_{LP2}$ . Furthermore, by designing the circuit so that  $\Delta V_1 = \Delta V_{1AC}$  under standard conditions or worst conditions, it is possible to make the waveform  $\Delta V_{tail}(t)$  of the portion of the reference clock signal  $\phi_{REF}$  after removal of the tail from the trailing edge  $\approx 0$ .

The variability of the voltage change  $\Delta V_1$  of the output of the lag-lead filter 3 is caused mainly by the fluctuation of the output current of the charge pump circuit 2 and can be suppressed to for example -33% to +55%. In addition, the variability of the voltage change  $\Delta V_1$  of the output of the low-pass filter 4 is mainly caused by the variability of the power voltage and can be suppressed to for example -10% to +10%. In addition, the power voltage may be considered -10% when the output current of the charge pump circuit 2 is -33% and +10% when the output current of the charge pump circuit is +50%, so the following equation holds:

$$\Delta V_{tail} = -0.23 \times \Delta V_1 - 0.4 \times \Delta V_1 \dots (39)$$

Namely, the voltage change of the pulse waveform at the output of the low-pass filter 4 at the trailing edge of the reference clock signal  $\phi_{REF}$  can be reduced to approximately 1/3 even considering variability.

<Second Embodiment>

FIG. 3 is a view of the configuration of a second embodiment of a PLL circuit according to the present invention.

5       The PLL circuit shown in FIG. 3 includes a phase comparator 1, a charge pump circuit 2, a lag-lead filter 3, a bias circuit 7, a voltage-controlled oscillator 5, a frequency divider 6, a capacitor CPB, a capacitor CNB, a capacitor CPU, a capacitor CPD, a capacitor CNU, and a  
10       capacitor CND.

      The same reference numerals in FIG. 3 and FIG. 1 refer to the same constituent elements.

      The voltage-controlled oscillator 5 for example has a circuit as shown in FIG. 15 described above.

15       The bias circuit 7 for example has a circuit as shown in FIG. 16 described above.

      The PLL circuit of the present invention shown in FIG. 3 differs from the PLL circuit of the prior art shown in FIG. 13 in the point that in the PLL circuit in  
20       FIG. 3, a capacitor CNU and a capacitor CND are provided on the output line of the bias voltage NBIAS, the outputs of the phase comparator 1, that is, the up signal UP and down signal /DOWN, are input to these capacitors, and these pulses are superposed on the bias voltage NBIAS  
25       according to the voltage-division ratio of the

09955071-091901  
106160-1205560

capacitances of these capacitors and the capacitor CNB  
and in the point that a capacitor CPU and a capacitor CPD  
are provided on the output line of the bias voltage PBIAS  
and the up signal /UP and down signal DOWN are superposed  
5 on the bias voltage PBIAS.

FIG. 4 gives waveform diagrams for explaining the  
operation of the second embodiment of the PLL circuit  
according to the present invention.

Waveform diagram of FIG. 4A shows the waveform of  
10 the reference clock signal  $\phi_{REF}$ .

Waveform diagram of FIG. 4B shows the waveform of  
the output signal NOUT of the frequency divider 6.

Waveform diagram of FIG. 4C shows the waveform of  
the up signal /UP of the phase comparator 1.

15 Waveform diagram of FIG. 4D shows the waveform of  
the down signal DOWN of the phase comparator 1.

Waveform diagram of FIG. 4E shows the waveform of  
the output voltage FIL of the lag-lead filter 3.

Waveform diagram of FIG. 4 Fshows the waveform of  
20 the bias voltage PBIAS.

Waveform diagram of FIG. 4G shows the waveform of  
the bias voltage NBIAS.

In the second embodiment of the present invention,  
because the output pulse of the phase comparator 1 is  
25 transmitted through the capacitor CNU, capacitor CND,

0955071-091901  
106160-1-205660

capacitor CPU, and capacitor CPD, it is possible to strongly reduce the blunting of the pulse waveform of the output of the bias circuit 7 compared with the second mode of the prior art.

5           If the output resistor RBF0 of the phase comparator 1 is sufficiently small compared with the output resistors RNB0 and RPB0 of the bias circuit 7 and if CNU=CND=CAC or CPU=CPD=CAC, the rising time and falling time  $\tau_{AC}$  of the pulse waveform S1NB of the bias voltage

10       NBIAS and the pulse waveform S1PB of the bias voltage PBIAS are given by the same equation as equation (36),

$$\tau_{AC} \approx CAC \times RBF0.$$

On the other hand, the voltage change  $\Delta V_{1NAC}$  of the

15       pulse S1NB transmitted via the capacitors and the voltage change  $\Delta V_{1PAC}$  of the pulse waveform S1NB can be expressed by the following equations using the output amplitude VB0 of the phase comparator 1:

$$\Delta V_{1NAC} = \{CAC / (CNB + 2CAC)\} \times VB0 \quad \dots (40)$$

20        $|\Delta V_{1PAC}| = \{CAC / (CPB + 2CAC)\} \times VB0 \quad \dots (41)$

The waveform  $\Delta V_{tailN}$  of the portion of pulse waveform S1NB remaining after the output pulse of the phase comparator 1 is over minus the tail can be

25       approximated by the following equation:

09955071.001901  
1061601

$$\Delta V_{tailN}(t) \approx (\Delta V_1 - \Delta V_{1NAC}) \times \exp(-t/\tau_{NB}) \quad \dots (42)$$

where,  $\tau_{NB} = (C_{NB} + 2C_{AC}) \times R_{NBO}$

Further, the waveform  $\Delta V_{tailP}$  of the portion of the pulse waveform  $S_{1PB}$  remaining after the output pulse of the phase comparator 1 is over minus the tail can be approximated by the following equation:

$$|\Delta V_{tailP}(t)| \approx (\Delta V_1 - |\Delta V_{1PAC}|) \times \exp(-t/\tau_{PB}) \quad \dots (43)$$

Here, since the blunting of the waveform of the bias voltage  $NBIAS$  also influences the bias voltage  $PBIAS$ , the time constant  $\tau_{PB}$  of equation (43) can be expressed by the following equation:

$$\tau_{PB} \approx k \times (C_{PB} + 2C_{AC}) \times R_{PBO} \quad \dots (44)$$

where,  $k = \sqrt{e} \sim \sqrt{2}$

When the gain of the bias circuit 7 is 1, preferably by designing the circuit so that  $\Delta V_1 = \Delta V_{1NAC} = \Delta V_{1PAC}$  under standard conditions or worst conditions, even in the output of the bias circuit 7, it is possible to reduce the voltage change of the pulse waveform of the trailing edge of the reference clock signal  $\phi_{REF}$ .

<Third Embodiment>

FIG. 5 is a view of the configuration of a third

0955071 091901  
106180 205560

embodiment of a PLL circuit according to the present invention.

The PLL circuit shown in FIG. 5 includes a phase comparator 1, a charge pump circuit 2, a lag filter 4, a voltage-controlled oscillator 5, a frequency divider 6, a capacitor CU, and a capacitor CD.

The same reference numerals in FIG. 5 and FIG. 1 refer to the same constituent elements.

The point of difference of the first embodiment of the present invention shown in FIG. 1 and the third embodiment of the present invention shown in FIG. 5 lies in the fact that the lag-lead filter 3 which had been inserted between the low-pass filter 4 and the charge pump 2 in the PLL circuit in FIG. 1 is deleted from the PLL circuit in FIG. 5.

In the PLL circuit in FIG. 5, a capacitor CU and a capacitor CD are provided at the output of the lag filter (low-pass filter) 4, and the outputs of the phase comparator 1, that is, the up signal UP and down signal /DOWN, are transmitted according to the voltage-division ratio of the capacitances with the capacitor CLP. Due to this, the lag filter 4 generates the output voltage VCNT having a rectangular waveform and operates in the same way as a lag-lead filter. In the present embodiment, almost no waveform is left after removing the tail after

the output pulse of the phase comparator 1 is over.  
Further, in the same way as the lag-lead filter of a  
dual-charge-pump circuit type (see IEEE 1993, CUSTOM  
INTEGRATED CIRCUITS CONFERENCE 10.2.1, FIG. 13), since  
5 the voltage change of a pulse waveform and the voltage  
change due to charging and discharging can be designed  
independently, it is easy to design a PLL circuit for a  
reference clock signal  $\phi_{REF}$  of a wide frequency band.

In addition, because the voltage change of the pulse  
10 waveform input to the voltage-controlled oscillator 5 can  
be expressed by equation (37), the variability can be  
made smaller compared with the system of generating a  
rectangular pulse waveform by the flow of the current ICP  
through the resistor RF1 of the lag-lead filter 3 in the  
15 PLL circuit in FIG. 1.

However, since it is conceivable that  
 $CU=CD=CAC:CLP \approx 1:20$  or so, application would be difficult  
unless the lag filter 4 is included in the semiconductor  
chip.

20 <Fourth Embodiment>

FIG. 6 is a view of the configuration of a fourth  
embodiment of a PLL circuit according to the present  
invention.

The PLL circuit shown in FIG. 6 includes a phase  
25 comparator 1, a charge pump circuit 21, a charge pump



circuit 22, a lag-lead filter 3, a low-pass filter 4, a voltage-controlled oscillator 5, a frequency divider 6, a capacitor CU, and a capacitor CD.

The same reference numerals in FIG. 6 and FIG. 1  
5 refer to the same constituent elements.

The point of difference of the first embodiment of the present invention shown in FIG. 1 and the fourth embodiment of the present invention shown in FIG. 6 lies in the fact that in the example of the invention in FIG.  
10 6, there are provided two charge pump circuits for use of a so-called dual charge pump circuit system. Needless to say that even with a dual charge pump circuit system, the same effects as the first embodiment of the present invention can be obtained. That is, the voltage change at  
15 the output of the low-pass filter 4 after the trailing edge of the reference clock signal  $\phi_{REF}$  can be made smaller.

When a dual charge pump circuit system is adopted, it is easy to design a PLL circuit for a reference clock  
20 signal  $\phi_{REF}$  of a wide frequency band.

<Fifth Embodiment>

FIG. 7 is a view of the configuration of a fifth embodiment of a PLL circuit according to the present invention.

25 The PLL circuit shown in FIG. 7 includes a phase

09955071 001901  
1061601 12055660

comparator 1, a charge pump circuit 21, a charge pump  
circuit 22, a lag-lead filter 3, a bias circuit 7, a  
voltage-controlled oscillator 5, a frequency divider 6, a  
capacitor CPB, a capacitor CNB, a capacitor CPU, a  
5 capacitor CPD, a capacitor CNU, and a capacitor CND.

The same reference numerals in FIG. 7 and FIG. 3  
refer to the same constituent elements.

The point of difference of second embodiment of the  
present invention shown in FIG. 3 and the fifth  
10 embodiment of the present invention shown in FIG. 7 lies  
in the fact that in the example of the invention of FIG.  
7, two charge pump circuits are provided for a so-called  
dual charge pump circuit system. Needless to say that  
even with a dual charge pump circuit system, the same  
15 effects as the second embodiment of the present invention  
can be obtained. That is, the voltage change at the  
output of the bias circuit 7 after the trailing edge of  
the reference clock signal  $\phi_{REF}$  can be made smaller.

When a dual charge pump circuit system is adopted,  
20 it is easy to design a PLL circuit for a reference clock  
signal  $\phi_{REF}$  of a wide frequency band.

#### <Sixth Embodiment>

FIG. 8 is a view of the configuration of a sixth  
embodiment of a PLL circuit according to the present  
25 invention.

0955071-021001

The PLL circuit shown in FIG. 8 includes a phase comparator 1, a pulse control circuit 8, a charge pump circuit 21, a charge pump circuit 22, a lag-lead filter 3, a low-pass filter 4, a bias circuit 7, a voltage-controlled oscillator 5, a frequency divider 6, a capacitor CPB, a capacitor CNB, a capacitor CPU, a capacitor CPD, a capacitor CNU, and a capacitor CND.

The same reference numerals in FIG. 8 and FIG. 7 refer to the same constituent elements.

The points of difference of the sixth embodiment of the present invention shown in FIG. 8 and the fifth embodiment of the present invention shown in FIG. 7 lie in the fact that in the present embodiment shown in FIG. 7, a pulse control circuit 8 is provided between the phase comparator 1 and the charge pump circuits and the magnitude of the output current ICP2 of the charge pump 22 is variable according to the current selection signals SELICPn-1 to SELICP0 and in the fact that a low-pass filter 4 is provided between the lag-lead filter 3 and the bias circuit 7 and a bias signal can be obtained from the output of the low-pass filter 4.

In the sixth embodiment of the present invention, use is made of a dual charge pump circuit system able to handle a reference clock signal  $\phi_{REF}$  of a wide frequency band when made into a semiconductor integrated circuit.

The charge pump circuit is comprised of a charge pump circuit 21 for supplying a fixed charge pump output current ICP1 and a charge pump circuit 22 for supplying a variable charge pump output current ICP2.

5           The lag-lead filter 3 receives the output current ICP1 of the charge pump circuit 21 and the output current ICP2 of the charge pump circuit 22 and outputs to the low-pass filter 4 a voltage having a combined waveform of a rectangular pulse waveform and a flat voltage waveform.

10           The output current ICP1 of the charge pump circuit 21 flows through the resistor RF1 of the lag-lead filter 3, whereby a rectangular pulse waveform is generated at the output of the lag-lead filter 3. In addition, the capacitor CF1 of the lag-lead filter 2 is charged and  
15           discharged by the current ICP1 flowing through the resistor RF1 and the output current ICP2 of the charge pump circuit 22, whereby a rectangular pulse waveform is generated at the output of the lag-lead filter 3.

          When the period of the reference clock signal  $\phi_{REF}$   
20           is longer than the horizontal synchronization signal for displaying images, the capacitor CF1 of the lag-lead filter 3 becomes one of a large value, so the capacitor CF1 becomes an external part.

          The low-pass filter 4 supplies a voltage reduced in  
25           the noise included in the output voltage of the lag-lead

0055071-091901

filter 3 to the voltage-controlled oscillator 5 and the bias circuit 7 as the bias voltage NBIAS. The low-pass filter 4 preferably is built in the same semiconductor chip as the voltage-controlled oscillator 5 and removes the noise of the control voltage as seen from the voltage-controlled oscillator 5 generated because of the difference of the grounding points of an external capacitor CF1 and the voltage-controlled oscillator 5.

The bias circuit 7 receives the output of the low-pass filter 4, generates a bias voltage PBIAS by inverting the bias voltage NBIAS relative to a reference voltage described by the following equation, and supplies the same to the voltage-controlled oscillator 5. Here,  $V_{thn}$  represents the threshold voltage of an nMOS transistor (for example, the nMOS transistor Qn51 in FIG. 15) that controls the current flowing into the grounding line side in each delay stage of the voltage-controlled oscillator 5, while  $V_{thp}$  represents the threshold voltage of a pMOS transistor (for example, the pMOS transistor Qp50 in FIG. 15) that controls the current flowing into the power line side in each delay stage of the voltage-controlled oscillator 5.

$$V_L = \{ (V_{dd} - V_{thn} - |V_{thp}|) / 2 + V_{thn} \}$$

$$\approx V_{dd} / 2 \quad \dots (45)$$

The capacitor CNU and capacitor CND are connected to the output of the low-pass filter 4. The up signal UPn+1 and down signal /DOWNn+1 output by the pulse control circuit 8 are input to these capacitors. Due to this, a pulse waveform determined by the voltage-division ratio of the capacitances of the capacitor CNU and capacitor CND and the capacitor CLP is superposed on the bias voltage NBIAS.

The capacitor CPU and capacitor CPD are connected to the output of the bias circuit 7. The up signal /UPn+1 and the down signal DOWNn+1 output by the pulse control circuit 8 are input to these capacitors. Due to this, a pulse waveform determined by the voltage-division ratio of the capacitances of the capacitor CPU and capacitor CPD and the capacitor CPB is superposed on the bias voltage PBIAS.

The pulse control circuit 8 receives the up signal UP and the down signal DOWN of the phase comparator 1 and supplies the up signal /UPn and the down signal DOWNn to the charge pump circuit 21.

In addition, the pulse control circuit 8 sets the current selection signals SELICPn-1 to SELICP0 according to the frequency of the reference clock signal  $\phi_{REF}$  and uses these to supply various combinations of the up signal /UPn-1 to up signal /UP0 and down signal DOWNn-1

For example, when noise of a frequency lower than

10 In addition, the pulse control circuit 8 receives the up signal UP and the down signal DOWN of the phase comparator 1, supplies the up signal UP<sub>n+1</sub> and down signal /DOWN<sub>n+1</sub> to the capacitor CNU and capacitor CND connected to the output of the low-pass filter 4, and  
15 supplies the up signal /UP<sub>n+1</sub> and down signal DOWN<sub>n+1</sub> to the capacitor CPU and capacitor CPD connected to the output of the bias circuit 7.

For example, when the PLL circuit is used for

25 applications of displaying images, text, etc., the

0935071.001901

outputs of the up signal  $UP_{n+1}$ , up signal  $/UP_{n+1}$ , down signal  $DOWN_{n+1}$ , and down signal  $/DOWN_{n+1}$  that drive the capacitors are activated by the mode selection signals. Due to this, the voltage change of the pulse waveforms of the bias voltage  $NBIAS$  and the bias voltage  $PBIAS$  at the trailing edge of the reference clock signal  $\phi_{REF}$  can be reduced.

Further, when using the PLL circuit for a sampling clock for reproducing recorded data, because the pulse waveform input to the voltage-controlled oscillator must not be blunted, the outputs of the signals driving the capacitors are deactivated by the mode selection signals.

That is, according to the sixth embodiment of the present invention, by changing settings using the mode selection signals, the PLL circuit can be used for a variety of applications.

In addition, the pulse control circuit 8 receives the up signal  $UP$  and the down signal  $DOWN$  of the phase comparator 1 and adjusts the pulse widths for example according to the way of blunting of the drive signals of the charge pump circuit or the drive signals of the capacitors preferably so that the insensitive band becomes zero at the output of the charge pump circuit.

In addition, the pulse control circuit 8 lengthens



or shortens pulse widths of for example the up signal  $UP_{n+1}$ , up signal  $/UP_{n+1}$ , down signal  $DOWN_{n+1}$ , and down signal  $/DOWN_{n+1}$  driving the capacitors or the pulse widths of the up signal  $/UP_n$  and down signal  $DOWN_n$  driving the charge pump circuit 21, that is, just the pulse widths of the rectangular bias signals input to the voltage-controlled oscillator 5, according to the mode selection signal  $SELMOD_m-1$  to the mode selection signal  $SELMOD_0$ . Due to this, the correction of the phase jitter after locking can be made more powerful.

In addition, according to the mode selection signal  $SELMOD_m-1$  to the mode selection signal  $SELMOD_0$ , when an LSI including a PLL circuit is in the standby mode, the pulse control circuit 8 forces output of a voltage to block a penetration current in the bias circuit 7 or the voltage-controlled oscillator 5 to the output of the charge pump circuits 21 and 22. Alternatively, it forces the output impedance to be high (to try to avoid adding a switching element for blocking a penetration current in the bias circuit 7 and the voltage-controlled oscillator 5). Providing such a function contributes to reducing the power consumption of a system on standby.

In addition, according to the mode selection signal  $SELMOD_m-1$  to the mode selection signal  $SELMOD_0$ , for example, when testing an LSI including a PLL circuit, the

pulse control circuit 8 forces the flow of a charge pump output current at the time of UP or DOWN operation or supplies a voltage from the outside to make the output impedance high to enable the test of the voltage-

5 controlled oscillator 5.

Providing such a test function makes it easy to test the characteristic of the output current vs. voltage of the charge pump circuit and the characteristic of the oscillation frequency vs. control voltage of the voltage-

10 controlled oscillator 5.

<Seventh Embodiment>

FIG. 9 is a view of the configuration of a seventh embodiment of a PLL circuit according to the present invention.

15 The PLL circuit shown in FIG. 9 includes a phase comparator 1, a pulse control circuit 8, a charge pump circuit 21, a charge pump circuit 22, a lag-lead filter 3, a low-pass filter 4, a bias circuit 7, a voltage-controlled oscillator 5, a frequency divider 6, a  
20 capacitor CFB, a capacitor CPU1, a capacitor CPD1, a capacitor CPU2, a capacitor CPD2, a capacitor CNU1, a capacitor CND1, a capacitor CNU2, and a capacitor CND2.

The same reference numerals in FIG. 9 and FIG. 8 refer to the same constituent elements.

25 The points of difference of the sixth embodiment of

the present invention shown in FIG. 8 and the seventh embodiment of the present invention shown in FIG. 9 lie in the fact that in the seventh embodiment, the number of capacitors superposing pulses on the bias voltage NBIAS and the bias voltage PBIAS is increased and in the fact that the number of the current selection signals SELICPn is increased.

0955071.0019001  
106160.2055669

The capacitor CPU1, capacitor CPD1, capacitor CPU2, and capacitor CPD2 are connected to the output of the bias circuit 7. The up signal /UPn+1, up signal /UPn+2 signal, down signal DOWNn+1, and down signal DOWNn+2 signals output by the pulse control circuit 8 are input to these capacitors, respectively. In addition, a capacitor CPB for stabilizing the bias voltage PBIAS is connected with the power line.

The capacitor CNU1, capacitor CND1, capacitor CNU2, and capacitor CND2 are connected to the output of the low-pass filter 4. The up signal UPn+1, up signal UPn+2, down signal /DOWNn+1, and down signal /DOWNn+2 output by the pulse control circuit 8 are input to these capacitors, respectively.

In addition, according to the mode selection signal SELMODn, the pulse control circuit 8 controls the output current ICP1 of the charge pump circuit 21 and the voltage change  $\Delta V_{IAC}$  of a pulse waveform generated by the

voltage-division ratio of the capacitances.

For example, when SELICP<sub>n</sub> is a low level, a small current ICP<sub>1S</sub> is output as the output current ICP<sub>1</sub>. In addition, only the up signal UP<sub>n+1</sub>, up signal /UP<sub>n+1</sub>,  
 5 down signal DOWN<sub>n+1</sub>, and down /DOWN<sub>n+1</sub> are activated, and a small pulse voltage AV<sub>1ACS</sub> is generated.

Conversely, when SELICP<sub>n</sub> is a high level, a large current ICP<sub>1L</sub> compared with the output current ICP<sub>1S</sub> is output. In addition to the up signal UP<sub>n+1</sub>, up signal  
 10 /UP<sub>n+1</sub>, down signal DOWN<sub>n+1</sub>, and down signal /DOWN<sub>n+1</sub>, the up signal UP<sub>n+2</sub>, up signal /UP<sub>n+2</sub>, down signal DOWN<sub>n+2</sub>, and down signal /DOWN<sub>n+2</sub> are activated, so a large pulse voltage AV<sub>1ACL</sub> is generated.

For example, if

$$\begin{aligned} 15 \quad & \text{CLP}=\text{CPB}=\text{C1}, \quad \text{CNU1}=\text{CND1}=\text{CPU1}=\text{CPD1}=\text{CAC1} \\ & \text{CNU2}=\text{CND2}=\text{CPU2}=\text{CPD2}=\text{CAC2} \end{aligned}$$

and the amplitude of the pulse driving the capacitors is V<sub>dd</sub>, preferably the circuit is designed so that the following equations hold:

$$20 \quad \text{ICP1S} \times \text{RF1} = \{ \text{CAC1} / (\text{C1} + 2\text{CAC1} + 2\text{CAC2}) \} \times \text{Vdd} \dots (46)$$

$$\text{ICP1L} \times \text{RF1} = \{ (\text{CAC1} + \text{CAC2}) / (\text{C1} + 2\text{CAC1} + 2\text{CAC2}) \} \times \text{Vdd} \dots (47)$$

By designing the circuit to meet with the above equations, even when the voltages of the pulse waveforms  
 25 input to the voltage-controlled oscillator 5 are

different, the voltage change of the pulse waveforms after the trailing edge of the reference clock signal  $\phi_{REF}$  can be made small.

In addition, Japanese Unexamined Patent Publication

- 5 (Kokai) No. 10-242851 and Japanese Unexamined Patent Publication (Kokai) No. 11-195982 disclose PLL circuits in which when a phase difference becomes small, the feedback of the loop automatically becomes small. In the present embodiment, however, for example, by setting the
- 10 pulse widths of the up signal  $UP_{n+1}$ , up signal  $/UP_{n+1}$ , down signal  $DOWN_{n+1}$ , and down signal  $/DOWN_{n+1}$  and the pulse widths of the up signal  $UP_{n+2}$ , up signal  $/UP_{n+2}$ , down signal  $DOWN_{n+2}$ , and down signal  $/DOWN_{n+2}$  to different pulse widths by the pulse control circuit 8 or
- 15 by setting the pulse widths of the up signal  $/UP_n$  and down signal  $DOWN_n$  and the pulse widths of the up signal  $/UP_{n-1}$  to up signal  $/UP_0$  and down signal  $DOWN_{n-1}$  to down signal  $DOWN_0$  signals to different pulse widths by the pulse control circuit 8, it is possible to realize a PLL
- 20 circuit or a DLL circuit able to automatically switch the amount of phase pull-in not accompanied with frequency change on a screen due to a pulse waveform S1 and the amount of the phase pull-in accompanied with frequency change on a screen due to a pulse waveform S2 for example
- 25 by independent phase differences.

0955071-091901

In the above, a detailed explanation was given of the present invention taking as an example a PLL circuit, but needless to say the invention may also be applied to other circuits using a lag-lead filter, for example, a  
5 DLL circuit.

In addition, needless to say, the invention can be applied to PLL circuits or DLL circuits not introduced as embodiments of the present invention comprising feedback loops having a plurality of branches using a plurality of  
10 phase comparators, charge pump circuits, filters, bias circuits, or circuits having branches in these circuits.

<Examples of Application of Present Invention>

FIG. 10 is a view of the configuration of a dot clock generating circuit and VBI sampling clock  
15 generating circuit for use in digital TV to which the PLL circuit of the present invention is applied.

The dot clock generating circuit and VBI sampling clock generating circuit shown in FIG. 10 include a control circuit 10, a VBI sampling clock generator 11, a  
20 dot clock generator 12A, a dot clock generator 12B, a system clock frequency divider 9, and a PLL circuit 100.

The PLL circuit 100, for example, is the PLL circuit shown in FIG. 8. It receives a reference clock signal HSCSL from the control circuit 10, outputs a clock signal  
25  $\phi$ VCO 10 synchronized with it to the VBI sampling clock

0955071.091901  
106160.1205660

generator 11, and outputs a clock signal VCO20 and clock signal VCO21 to the dot clock generator 12A and dot clock generator 12B.

The control circuit 10 selects a reference clock signal HSYNCSL of the PLL circuit from the two horizontal synchronization signal HSYNC0 and horizontal synchronization signal HSYNC1 and an output clock signal QN of the system clock frequency divider 9 and outputs the same to the phase comparator 1. In addition, according to the frequency of the reference clock signal HSYNCSL, the division factor of the frequency divider 6 and the output current of the charge pump circuit 23 are set to optimal values. A change from the old settings to the new settings is made in synchronization with the horizontal synchronization signal HSYNC0, horizontal synchronization signal HSYNC1, vertical synchronization signal VSYNC0, and vertical synchronization signal VSYNC1.

For example, if a horizontal synchronization signal is selected as the reference clock signal, the up signal UPn+1, down signal /DOWNn+1, up signal /UPn+1, and down signal DOWNn+1 superposing pulse signals onto the bias voltage NBIAS and bias voltage PBIAS are activated. Due to this, in the bias voltage NBIAS and bias voltage PBIAS, blunting-free sharp pulse waveforms synchronized

00955071.091901  
1051607.725560

with the rising edge of the reference clock signal HSNCSL are generated, and frequency variation after the trailing edge of the reference clock signal HSNCSL is suppressed.

In addition, for example, on a screen of a computer,

5 when the frequency-divided system clock signal is selected as the reference clock signal, the up signal  $UP_{n+1}$ , down signal  $DOWN_{n+1}$ , up signal  $UP_{n+1}$ , and down signal  $DOWN_{n+1}$  are deactivated. Due to this, at the rising edge of the reference clock signal HSNCSL, a

10 strongly blunted pulse waveform is generated to prevent the appearance of a region in which the width of the dot clock changes at a slant on the screen.

When generating VBI sampling clocks in broadcasting TV subtitles, a clock signal  $\phi VCO10$  having a frequency of

15 (frequency of VBI data)  $\times$  (number of samplings)  $\times$  NVBI is generated in the voltage-controlled oscillator 5 using the horizontal synchronization signal as a reference clock signal. The clock signal  $\phi VCO10$  is divided by NVBI in the VBI sampling clock generator 11 to obtain the VBI

20 sampling clock.

The dot clock generators 12A and 12B generate independent dot clocks for handling the main picture and sub picture. They receive two output signals  $\phi VCO20$  and  $\phi VCO21$  of different phases from the voltage-controlled

25 oscillator 5 and select from the four clock signals,

09955071.091901



including their inverted signals, the clock signals which rise fastest after the trailing edge of the buffer output HSYNC0B or HSYNC1B of the horizontal synchronization signals. The selected clock signals are divided to give a  
5 suitable width of letters, and a dot clock 0 or dot clock 1 is generated.

By using the PLL circuit of the present invention, jitter of the clock signals supplied to the VBI sampling clock generator 11 and the dot clock generators 12A and  
10 12B is reduced, so a picture can be obtained in which flicker or waving is not visible.

According to the present invention, even when a low-pass filter is included in a loop filter for reducing noise or when a capacitor is provided for stabilizing a  
15 control voltage in a control voltage line of a voltage-controlled oscillator, a control voltage having a blunt-free sharp pulse waveform is input to the voltage-controlled oscillator in the phase pull-in operation performed in each cycle of a reference clock signal and,  
20 after the phase pull-in operation, the control voltage can be stabilized within a short time. Namely, the frequency change after the phase pull-in operation performed in each cycle of the reference clock signal can be reduced.

25 In addition, in the phase pull-in operation

0955071-091901

performed in each cycle of the reference clock signal, it is possible to freely select either to generate a control voltage having a blunt-free sharp pulse waveform or to generate a strongly blunted control voltage. Therefore, 5 it is possible to select suitable settings according to the frequency or the duty of the reference clock signal, the method of using the circuits, or the noise level, so the PLL circuit can be used in a variety of applications.

Note that the present invention is not limited to 10 the above embodiments and includes modifications within the scope of the claims.

0955071-051901